Regviz

Microchip Technology /ATSAMV71N19 /QSPI /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/QSPI/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RDRF)RDRF 0 (TDRE)TDRE 0 (TXEMPTY)TXEMPTY 0 (OVRES)OVRES 0 (CSR)CSR 0 (CSS)CSS 0 (INSTRE)INSTRE

Description

Interrupt Enable Register

Fields

RDRF

Receive Data Register Full Interrupt Enable
TDRE

Transmit Data Register Empty Interrupt Enable
TXEMPTY

Transmission Registers Empty Enable
OVRES

Overrun Error Interrupt Enable
CSR

Chip Select Rise Interrupt Enable
CSS

Chip Select Status Interrupt Enable
INSTRE

Instruction End Interrupt Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data